Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Read data valid loop-back for high speed synchronized DRAM controller

Read data valid loop-back for high speed synchronized DRAM controller

US Patent 6519688 · Granted Feb 11, 2003

Estimated economic value: $999,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrochemical cell including piezoelectric structure that reduces solid-electr2025
Torque output tool2025
Automatic tap delay calibration for precise digital phase shift2009
Apparatus and method for reconfiguring a programmable logic device2009
Digital high speed programmable delayed locked loop2008
Low jitter digital frequency synthesizer and control thereof2006