Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Very small swing high performance CMOS static memory (multi-port register file) with power reducing column multiplexing scheme

Very small swing high performance CMOS static memory (multi-port register file) with power reducing column multiplexing scheme

US Patent 6519204 · Granted Feb 11, 2003

Estimated economic value: $12,922,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of controlling a prosthesis2016
Scalable serializer2015
Encoded read-only memory (ROM) bitcell, array, and architecture2014
One-time programmable semiconductor device2014
Hysteresis-based latch design for improved soft error rate with low area/perform2014
Single stage and scalable serializer2013
Read-only memory (ROM) bitcell, array, and architecture2013
Integrated one-time programmable semiconductor device pair2012
Method using a one-time programmable memory cell2012
Data retention flip flop for low power applications2011
Low leakage data retention flip flop2011
Low leakage data retention flip flop2011