Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for reducing timing mismatch in sample and hold circuits using the clock

System and method for reducing timing mismatch in sample and hold circuits using the clock

US Patent 6518800 · Granted Feb 11, 2003

Estimated economic value: $26,368,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of treating diseases using an IL-17 receptor antibody formulation2022
IL-17 receptor antibody formulation2020
Clock and data recovery of sub-rate data2019
Modular serializer and deserializer2018
Method of treating psoriasis using an IL-17 receptor antibody formulation2018
IL-17 receptor antibody formulation2014
High resolution pulse width modulator2014
Differential amplifier with de-emphasis2013
Circuit design technique for increasing the bandwidth of sample-and-hold circuit2003
System for increasing the bandwidth of sample-and-hold circuits in flash ADCs2003
Method and apparatus for compensation of point noise in CMOS imagers2003
System and method for reducing timing mismatch in sample and hold circuits using2002