{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Channel interface and protocols for cache coherency in a scalable symmetric multiprocessor system", "item": "https://www.patentleaderboard.com/patent/6516442"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Channel interface and protocols for cache coherency in a scalable symmetric multiprocessor system

Channel interface and protocols for cache coherency in a scalable symmetric multiprocessor system

US Patent 6516442 · Granted Feb 4, 2003

Estimated economic value: $3,680,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

9B/10B encoding and decoding method2025
Interface clock management2025
Remedial action indication2025
Multi-rate bidirectional transmission system2024
Interface clock management2024
Strobe acquisition and tracking2023
Interface clock management2023
Controller that receives a cyclic redundancy check (CRC) code for both read and 2023
Method of writing and reading data in an NVM using Lpage identification headers2022
Fractional redundant array of silicon independent elements2022
Controller that receives a cyclic redundancy check (CRC) code for both read and 2022
Dual-mode USB device2022