Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for standby power reduction in semiconductor devices

Method and apparatus for standby power reduction in semiconductor devices

US Patent 6512705 · Granted Jan 28, 2003

Estimated economic value: $4,148,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems, apparatuses, and methods of using local input/output (LIO) lines for pr2025
Main word line drivers2025
Drift aware read operations2024
Isolation of local lines of sense amplifiers2024
Data storage based on data polarity2024
Signal delivery in stacked device2024
Memory operation with double-sided asymmetric decoders2023
Drift aware read operations2022
Write techniques for a memory device with a charge transfer device2022
Sensing techniques using a charge transfer device2022
Data storage based on data polarity2022
Signal delivery in stacked device2022