Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for read-after-write verification with error tolerance

Method and apparatus for read-after-write verification with error tolerance

US Patent 6512644 · Granted Jan 28, 2003

Estimated economic value: $10,663,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for implementing receiver transparent Q-mode2019
Randomization using an XOR scrambler in multicarrier communications2015
Systems and methods for implementing receiver transparent Q-mode2014
Systems and methods for implementing receiver transparent Q-mode2012
Systems and methods that provide frequency domain supplemental training of the t2012
Systems and methods for multicarrier modulation using multi-tap frequency-domain2010
Systems and methods that provide frequency domain supplemental training of the t2009
Systems and methods for implementing receiver transparent Q-mode2009
Beaulieu series approach to optimal UMTS RACH preamble detection estimation2008
Systems and methods that provide frequency domain supplemental training of the t2007
Method for transmitting data over a data bus with minimized digital inter-symbol2005
System for performing multiplication and division in GF(22M)2004