Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-speed CMOS buffer circuit with programmable quadratic transfer function

High-speed CMOS buffer circuit with programmable quadratic transfer function

US Patent 6510012 · Granted Jan 21, 2003

Estimated economic value: $31,201,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delta-sigma PLL using fractional divider from a multiphase ring oscillator2010
System and method for maintaining device operation during clock signal adjustmen2009
Fractional-N phase locked loop2009
Phase controlled high speed interfaces2009
Methods and systems to provide a plurality of signals having respective differen2009
Frequency divider and associated methods2008
Phase controlled high speed interfaces2008
Methods and systems to provide a plurality of signals having respective differen2007
Signal driving system2007
System to accelerate settling of an amplifier2006
Multiple synthesized clocks from a single clock source2006
Phase controlled high speed interfaces2005