Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Methods for improving the performance of VLSI layouts designed by a timing driven physical design tool

US Patent 6507938 · Granted Jan 14, 2003

Estimated economic value: $60,878,000

Assignee

Inventors

View full patent text on Google Patents →