Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for accurate adjustment of discrete integrated circuit delay lines

System and method for accurate adjustment of discrete integrated circuit delay lines

US Patent 6496048 · Granted Dec 17, 2002

Estimated economic value: $2,294,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for high speed data links2024
Method and system for high speed data links2021
Adaptive routing for link-level retry protocol2019
Packet-based adaptive forward error correction2019
High speed serial link in-band lane fail over for RAS and power management2017
Low latency serial data encoding scheme for enhanced burst error immunity and lo2016
Interface for synchronous data transfer between domains clocked at different fre2008
Dual-bank FIFO for synchronization of read data in DDR SDRAM2005
Memory daughter card apparatus, configurations, and methods2004
Discrete delay line system and method2003
System and method for generating clock signals2002
Method and apparatus for adjusting the power supply voltage provided to a microp1997