Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of arranging exposed areas including a limited number of test element group (TEG) regions on a semiconductor wafer

US Patent 6492189 · Granted Dec 10, 2002

Assignee

Inventors

View full patent text on Google Patents →