Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating and checking structures of electronic circuits in a semiconductor substrate

Method for fabricating and checking structures of electronic circuits in a semiconductor substrate

US Patent 6484307 · Granted Nov 19, 2002

Estimated economic value: $123,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor wafer with test structure2008
Semiconductor product having a semiconductor substrate and a test structure and 2007
Facility for the gasification of carbon-containing feed materials2006
Device architecture and process for improved vertical memory arrays2005
Test structure for improved vertical memory arrays2005
Test structure for determining a short circuit between trench capacitors in a me2005
Test structure for determining a region of a deep trench outdiffusion in a memor2005
Test structure for measuring a junction resistance in a DRAM memory cell array2005
Test structure for determining a doping region of an electrode connection betwee2005
Transistor array and semiconductor memory configuration fabricated with the tran2005
Method for examining structures on a wafer2003
Integrated circuit configuration for testing transistors, and a semiconductor wa2003