Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fully pipelined parallel multiplier with a fast clock cycle

Fully pipelined parallel multiplier with a fast clock cycle

US Patent 6484193 · Granted Nov 19, 2002

Estimated economic value: $1,532,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power managed USB for computing applications using a controller2013
Power management of computer peripheral devices which determines non-usage of a 2010
Communication protocol for personal computer system human interface devices over2007
Power management of computer peripheral devices which determines non-usage of a 2007
Associative noise attenuation2004
Method for generating optimized vector instructions from high level programming 2003
Method for generating optimized vector instructions from high level programming 2003
Cosine algorithm for relatively small angles2002
Cosine algorithm for relatively small angles2002
Fast CORDIC algorithm with sine governed termination2002
Fast CORDIC algorithm with sine governed termination2002
Real time interrupt handling for superscalar processors2001