Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-master multi-slave system bus in a field programmable gate array (FPGA)

Multi-master multi-slave system bus in a field programmable gate array (FPGA)

US Patent 6483342 · Granted Nov 19, 2002

Estimated economic value: $16,168,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single event upset immune flip-flop utilizing a small-area highly resistive elem2020
Local luminaire area control system2020
Sensor element for a local luminaire area control system2020
Light sensor assembly having wireless data transfer2018
Highly secure and extensive scan testing of integrated circuits2015
Variable response mode for synchronous data read2014
Phase locked loop circuit with selectable feedback paths2013
Blocking memory readback in a programmable logic device2013
Triggered sense amplifier2013
Low-power configurable delay element2013
Pre-configuration programmability of I/O circuitry2013
Programmable logic device wakeup using a general purpose input/output port2013