Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS-microprocessor chip and package anti-resonance apparatus

CMOS-microprocessor chip and package anti-resonance apparatus

US Patent 6483341 · Granted Nov 19, 2002

Estimated economic value: $20,999,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Priority queue sorting system and method with deterministic and bounded latency2022
Integrated controller for training memory physical layer interface2017
Fault signaling for ethernet2016
Method and apparatus for power-up detection for an electrical monitoring circuit2016
Dynamic RAM Phy interface with configurable power states2016
Methods and apparatus for reducing programming time of a memory cell2015
Identifying a wireless device of a target user for communication interception ba2015
Error detection in high-speed asymmetric interfaces utilizing dedicated interfac2014
Method and apparatus to reduce memory read latency2014
Methods and apparatus for reducing programming time of a memory cell2014
Interconnect pattern for semiconductor packaging2014
Electronic library for managing data on removable storage devices2014