Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced jitter phase lock loop using a technique multi-stage digital delay line

Reduced jitter phase lock loop using a technique multi-stage digital delay line

US Patent 6480047 · Granted Nov 12, 2002

Estimated economic value: $7,176,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing multiple profiles for a single account in an asynchronous messaging sys2021
Managing multiple profiles for a single account in an asynchronous messaging sys2019
Frame boundary discriminator2007
Timing circuit with dual phase locked loops2006
Capture range control mechanism for voltage controlled oscillators2005
Capture range control mechanism for voltage controlled oscillators2005
Multiple input phase lock loop with hitless reference switching2003
Serial bit rate converter embedded in a switching matrix1998
Frequency doubler with duty cycle monitor means1989