{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Low-power low-jitter variable delay timing circuit", "item": "https://www.patentleaderboard.com/patent/6476656"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-power low-jitter variable delay timing circuit

Low-power low-jitter variable delay timing circuit

US Patent 6476656 · Granted Nov 5, 2002

Estimated economic value: $833,425,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Asynchronous on-chip network2025
High-speed signaling systems with adaptable pre-emphasis and equalization2025
High-speed signaling systems with adaptable pre-emphasis and equalization2025
Optimally clipped tensors and vectors2025
Configurable, power supply voltage referenced single-ended signaling with ESD pr2025
Efficient neural network accelerator dataflows2025
Memory controller operable in data loop-back mode2025
Simultaneous bi-directional hybrid transceiver for single-ended voltage mode sig2025
Maintenance operations in a DRAM2025
Signaling over RC-dominated transmission lines2025
Hierarchical network for stacked memory system2025
Forwarding signal supply voltage in data transmission system2025