Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making floating-gate memory-cell array with digital logic transistors

Method of making floating-gate memory-cell array with digital logic transistors

US Patent 6475846 · Granted Nov 5, 2002

Estimated economic value: $17,116,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Virtual ground sensing circuitry and related devices, systems, and methods for c2021
Precision substrate material multi-processing using miniature-column charged par2021
Secure permanent integrated circuit personalization2021
Read and program operations in a memory device2021
Read and program operations in a memory device2021
Reading even data lines or odd data lines coupled to memory cell strings2021
Virtual ground sensing circuitry and related devices, systems, and methods for c2020
Memory devices for pattern matching2020
Precision substrate material multi-processing using miniature-column charged par2020
Methods, structures, and designs for self-aligning local interconnects used in i2020
High performance memory controller2020
Precision substrate material multi-processing using miniature-column charged par2020