Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single clock reference for compressed domain processing systems with interspersed transport packets

Single clock reference for compressed domain processing systems with interspersed transport packets

US Patent 6473007 · Granted Oct 29, 2002

Estimated economic value: $2,050,000 ⓘ

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mailing list expansion trace2014
Splicing compressed, local video segments into fixed time slots in a network fee2007
Splicing compressed, local video segments into fixed time slots in a network fee2007
Splicing compressed, local video segments into fixed time slots in a network fee2007
Apparatus and method for producing images using digitally stored dynamic backgro2004
Single clock reference for compressed domain processing systems2002
Single clock reference for compressed domain processing systems2002
Single clock reference for compressed domain processing systems2002
Flow control, latency control, and bitrate conversions in a timing correction an2001
Flow control, latency control, and bitrate conversions in a timing correction an2001
Flow control, latency control, and bitrate conversions in a timing correction an2001
Method and apparatus for time base recovery and processing2001