Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interleaved data path and output management architecture for an interleaved memory and load pulser circuit for outputting the read data

Interleaved data path and output management architecture for an interleaved memory and load pulser circuit for outputting the read data

US Patent 6470431 · Granted Oct 22, 2002

Estimated economic value: $10,809,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile memory device and corresponding method of operation2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Non-volatile phase-change memory device including a distributed row decoder with2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
At-speed transition fault testing for a multi-port and multi-clock memory2025
In-memory computation circuit using static random access memory (SRAM) array seg2025
Comparator systems and methods2025
Memory architecture supporting both conventional memory access mode and digital 2025
Tuning of read/write cycle time delay for a memory circuit dependent on operatio2025
Adaptive word line underdrive control for an in-memory compute operation where s2025
Low drop-out regulator circuit, corresponding device and method2025
Silicon-on-insulator semiconductor device with a static random access memory cir2025