Assignee
Inventors
- Rajat Garg (13 patents)
- Partha P. Tirumalai (43 patents)
{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Using tiling to improve performance in a sparse symmetric direct matrix solver", "item": "https://www.patentleaderboard.com/patent/6470368"}]}
Skip to contentUS Patent 6470368 · Granted Oct 22, 2002