Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Cache memory system and method utilizing doubly-linked loop of cache lines and a single pointer to address a cache line in the doubly-linked loop

US Patent 6467025 · Granted Oct 15, 2002

Estimated economic value: $14,907,000

Assignee

Inventors

View full patent text on Google Patents →