Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for powering down unused configuration bits to minimize power consumption

Method for powering down unused configuration bits to minimize power consumption

US Patent 6463544 · Granted Oct 8, 2002

Estimated economic value: $27,207,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Instant funds availablity risk assessment and real-time fraud alert system and m2025
Instant funds availability risk assessment and real-time loss alert system and m2024
Instant funds availability risk assessment and real-time fraud alert system and 2024
DMA-scatter and gather operations for non-contiguous memory2021
Temperature compensated clock frequency monitor2021
Integrity monitor peripheral for microcontroller and processor input/output pins2020
Fault tolerant clock monitor system2020
Bit manipulation capable direct memory access2019
Multi-processor core device with MBIST2019
Low-pin microcontroller device with multiple independent microcontrollers2018
Low-pin microcontroller device with multiple independent microcontrollers2018
Direct memory access controller2018