Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Selectable low-voltage differential signal/current mode logic (LVDS/CML) receiver with the option of AC or DC coupling

US Patent 6462852 · Granted Oct 8, 2002

Estimated economic value: $10,352,000

Assignee

Inventors

View full patent text on Google Patents →