Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digitally programmable phase-lock loop for high-speed data communications

Digitally programmable phase-lock loop for high-speed data communications

US Patent 6462594 · Granted Oct 8, 2002

Estimated economic value: $38,320,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power delivery system having low- and high-power power supplies2023
Scalable low output impedance bandgap reference with current drive capability an2020
Apparatus and methods for power efficient CMOS and BiCMOS transmitters suitable 2019
Automatically reconfigurable buck-boost DC-DC converter with shared capacitors2018
Circuit to improve load transient behavior of voltage regulators and load switch2018
LDO and load switch supporting a wide range of load capacitance2017
High voltage protection circuit for non-tolerant integrated circuit2016
Voltage regulators with improved startup, shutdown, and transient behavior2016
LDO and load switch supporting a wide range of load capacitance2014
Method and apparatus for configuring data transmissions within a micro-area netw2009
Method and apparatus for providing frequency synthesis and phase alignment in an2009
Method and apparatus for a redundant transceiver architecture2008