Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power reduction method and design technique for burn-in

Power reduction method and design technique for burn-in

US Patent 6455336 · Granted Sep 24, 2002

Estimated economic value: $8,983,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic refresh rate control2023
Power converter with charge injection from booster rail2023
Method for multiplexing between power supply signals for voltage limited circuit2022
Dynamic refresh rate control2022
Method for multiplexing between power supply signals for voltage limited circuit2021
Dynamic refresh rate control2021
Method for multiplexing between power supply signals for voltage limited circuit2020
Method for multiplexing between power supply signals for voltage limited circuit2019
Processor unit efficiency control2019
Balancing delay associated with dual-edge trigger clock gaters2019
Method for multiplexing between power supply signals for voltage limited circuit2018
Controlling electrical device based on temperature and voltage2018