Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing diagram compiler and runtime environment for interactive generation of executable test programs for logic verification

Timing diagram compiler and runtime environment for interactive generation of executable test programs for logic verification

US Patent 6453450 · Granted Sep 17, 2002

Estimated economic value: $8,846,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Instruction generation based on selection or non-selection of a special command2021
Data transfer using a descriptor2021
Ensuring completeness of interface signal checking in functional verification2020
Ensuring completeness of interface signal checking in functional verification2020
Method for automatically configuring backup client systems and backup server sys2020
Data transfer using a descriptor2019
Instruction generation based on selection or non-selection of a special command2019
Resource allocation by virtual channel management and bus multiplexing2018
Data transfer using a descriptor2018
Instruction output dependent on a random number-based selection or non-selection2018
Method for automatically configuring backup client systems and backup server sys2018
Initializing I/O devices2017