Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical coupling noise analysis for submicron integrated circuit designs

Hierarchical coupling noise analysis for submicron integrated circuit designs

US Patent 6449753 · Granted Sep 10, 2002

Estimated economic value: $19,020,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System, method, and computer program product for optimization-based printed circ2025
System and method for autonomous printed circuit board design using machine lear2023
Linear optimal power flow system and method2019
Memory sharing across distributed nodes2019
Secure virtual access for real-time embedded devices2019
Tool employing homotopy-based approaches in finding the controlling unstable equ2018
Reconfigurable hardware structures for functional pipelining of on-chip special 2018
Inter-processor bus link and switch chip failure recovery2018
Cache probe request to optimize I/O directed caching2017
Directed self-assembly-aware layout decomposition for multiple patterning2017
Display screen with graphical user interface2017
Secure virtual access for real-time embedded devices2017