Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of analyzing static current test vectors with reduced file sizes for semiconductor integrated circuits

Method of analyzing static current test vectors with reduced file sizes for semiconductor integrated circuits

US Patent 6449751 · Granted Sep 10, 2002

Estimated economic value: $8,487,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optical fiber-based hydrophone2025
Biosensors for measuring metastatic potential and chemoresistance of single canc2025
Specific GNAI:GIV interaction screening assays, methods and compositions2022
Targeting GIV-GEF-GI signaling for treating diverse diseases2020
Therapeutic targets for cancer progression2019
Target of the phosphoinositide 3-kinase pathway2016
System and device for reducing instantaneous voltage droop during a scan shift o2014
Test technique to apply a variable scan clock including a scan clock modifier on2013
Testing a circuit with compressed scan chain subsets2010
Method for implementing test generation for systematic scan reconfiguration in a2009
System and method for improving transition delay fault coverage in delay fault t2008
Method and system for improving quality of a circuit through non-functional test2008