Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Simplified process for defining the tunnel area in non-aligned, non-volatile semiconductor memory cells

Simplified process for defining the tunnel area in non-aligned, non-volatile semiconductor memory cells

US Patent 6444526 · Granted Sep 3, 2002

Estimated economic value: $29,813,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and circuit for locating anomalous memory cells2006
Non-volatile high-performance memory device and relative manufacturing process2004
Method for manufacturing electronic devices having non-volatile memory cells and2003
Method for manufacturing electronic devices having non-volatile memory cells and2003
Method for manufacturing electronic devices having non-volatile memory cells and2003
Method for manufacturing electronic devices having non-volatile memory cells and2003
Mask programmed ROM inviolable by reverse engineering inspections and method of 2003
Mask programmed ROM inviolable by reverse engineering inspections and method of 2003
Method for obtaining a multi-level ROM in an EEPROM process flow2003
Method for obtaining a multi-level ROM in an EEPROM process flow2003
Method for obtaining a multi-level ROM in an EEPROM process flow2003
Method for obtaining a multi-level ROM in an EEPROM process flow2003