Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for selectively disabling logic in a semiconductor device

US Patent 6434077 · Granted Aug 13, 2002

Assignee

Inventors

View full patent text on Google Patents →