{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and apparatus for adaptive verification of circuit designs", "item": "https://www.patentleaderboard.com/patent/6427223"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for adaptive verification of circuit designs

Method and apparatus for adaptive verification of circuit designs

US Patent 6427223 · Granted Jul 30, 2002

Estimated economic value: $28,457,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for system resource management2019
Method and apparatus for preventing bank conflict in memory2019
Intubation device with variable backflow pressure2019
Processor and command processing method performed by same2018
Reconfigurable processor with routing node frequency based on the number of rout2017
Reconfigurable processor based on mini-cores, schedule apparatus, and method the2017
Apparatus and method for processing invalid operation in prologue or epilogue of2016
Apparatus and method for executing external operations in prologue or epilogue o2016
Method and apparatus of instruction scheduling using software pipelining2016
Method and apparatus for instruction scheduling using software pipelining2016
Scheduler and scheduling method for reconfigurable architecture2016
Reconfigurable processor using power gating, compiler and compiling method there2016