Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and arrangement for dielectric integrity testing using PLL loop capacitor

Method and arrangement for dielectric integrity testing using PLL loop capacitor

US Patent 6420880 · Granted Jul 16, 2002

Estimated economic value: $1,600,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Crowbar current elimination2017
Stable supply-side reference over extended voltage range with hot-plugging compa2017
Dynamic power supply switching for clocking signals2014
Comparator systems and methods2008
Water control in a subsurface formation2007
Hydrophobe associative polymers and compositions and methods employing them2006
Powering-up a device having digital and analog circuitry2006
Output stages for high current low noise bandgap reference circuit implementatio2006
Controlled hysteresis comparator with rail-to-rail input2005
Compositions comprising water soluble copolymer and cesium salt of a carboxylic 2003
Water soluble copolymers and polymer compositions comprising same and use thereo2002
Crosslinking water soluble polymers with iron to form gels for use in subterrane1991