Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing a highly latchup-immune CMOS I/O structure

Method of manufacturing a highly latchup-immune CMOS I/O structure

US Patent 6420221 · Granted Jul 16, 2002

Estimated economic value: $8,105,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device2025
Electrostatic discharge protection device2025
Electrostatic discharge protection structure2025
Fin field effect transistor (FinFET) device having position-dependent heat gener2024
Protection circuit2024
Semiconductor device structure comprising source and drain protective circuits a2023
Electronic device and electrostatic discharge protection circuit2023
Control circuit and high electron mobility element2023
Integrated thermoelectric devices in Fin FET technology2023
Method of making fin field effect transistor (FinFET) device2023
Semiconductor device and operation circuit2023
Electrostatic discharge protection device2022