Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit and method of using porous silicon to achieve component isolation in radio frequency applications

Integrated circuit and method of using porous silicon to achieve component isolation in radio frequency applications

US Patent 6407441 · Granted Jun 18, 2002

Estimated economic value: $27,141,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit and method of using porous silicon to achieve component isola2003
Optocouplers having integrated organic light-emitting diodes2003
Integrated acoustic thin film resonator2001
Power transistor with silicided gate and contacts2001
Vertical transistor and method1999
Multiple peak resonant tunneling diode1999
Integrated voltage regulator circuit with vertical transistor1999
Vertical JFET field effect transistor1999
Integrated microchip chemical sensor1998
Flip-chip die attachment for a high temperature die to substrate bond1998
Vertical field effect transistor and method1997
Method of making a vertical FET using epitaxial overgrowth1997