Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to optimize power wiring layout and generate wiring layout data for a semiconductor integrated circuit

Method and apparatus to optimize power wiring layout and generate wiring layout data for a semiconductor integrated circuit

US Patent 6405354 · Granted Jun 11, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of producing heat-dissipating unit2022
Cooling apparatus2021
Fin for heat exchanger2018
Room temperature-curable organopolysiloxane compositions2009
Method for producing hydrophobic silica fine powder2004
Method of designing wiring for power sources in a semiconductor chip, and a comp2003
Method for optimizing power supply wiring in a semiconductor integrated circuit2002
Method and apparatus for generating layout data for a semiconductor integrated c2001
Manufacturing method and apparatus of a semiconductor integrated circuit device2000
Manufacturing method and apparatus of a semiconductor integrated circuit device1997
Semiconductor integrated circuit having ECL circuits and a circuit for compensat1992