Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Process and apparatus for revealing an alignment mark on an integrated circuit wafer

US Patent 6395616 · Granted May 28, 2002

Estimated economic value: $26,032,000

Assignee

Inventors

View full patent text on Google Patents →