Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for characterization of LDMOS devices at the die reference plane

Method for characterization of LDMOS devices at the die reference plane

US Patent 6395569 · Granted May 28, 2002

Estimated economic value: $2,370,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pillow2021
Combined pillow and blanket2017
Multi-path transceiver amplification apparatus, method and system2004
Transistor device testing employing virtual device fixturing2003
Characterizing semiconductor wafers with enhanced S parameter contour mapping2003
Power transistor package with integrated flange for surface mount heat removal2002
Method and apparatus for providing RF output power compensation for a battery ba2002
Method and apparatus for providing a real time estimate of a life time for criti2002
Method and system for efficiently removing heat generated from an electronic dev2001
Method and apparatus for compensating for loss or RF output power from the isola2001
Large signal amplifier gain compensation circuit2001
Portable telecommunications assembly having user hand-hold, and associated metho2001