Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing an MDL semiconductor device including a DRAM device having self-aligned contact hole and a logic device having dual gate structure

Method for manufacturing an MDL semiconductor device including a DRAM device having self-aligned contact hole and a logic device having dual gate structure

US Patent 6391704 · Granted May 21, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit board and manufacturing method thereof2025
Bonding pad structure, electronic device having a bonding pad structure and meth2010
Method of fabricating a semiconductor device2009
Methods of fabricating semiconductor devices2009
Semiconductor device including air gap between semiconductor substrate and L-sha2006
Method for fabricating semiconductor device2004
Method of fabricating metal oxide semiconductor transistor with lightly doped im2003
Method of fabricating semiconductor device without having grooves at edge portio2001
Embedded memory logic device using self-aligned silicide and manufacturing metho2001
Embedded memory logic device using self-aligned silicide and manufacturing metho2000
GaAs power semiconductor device operating at a low voltage and method for fabric1998
Gaas power amplifier for analog/digital dual-mode cellular phones1998