{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and system for reduction of test time for analog chip manufacturing", "item": "https://www.patentleaderboard.com/patent/6388928"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for reduction of test time for analog chip manufacturing

Method and system for reduction of test time for analog chip manufacturing

US Patent 6388928 · Granted May 14, 2002

Estimated economic value: $56,654,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduction of the effect of AVDD power supply variation on gamma reference voltag2012
System and method for reducing LCD flicker2012
Gamma reference voltage generator2009
Serial bus incorporating high voltage programming signals2009
Gamma reference voltage generator2007
Active DC output control and method for controlling targeted applications2007
Monitoring and recording tag with RF interface and indicator for fault event2006
Active DC output control and method for DC/DC converter2006
Analog content addressable memory (CAM) employing analog nonvolatile storage2006
Method for compensating field-induced retention loss in non-volatile storage wit2004
Method and apparatus for tracking and controlling voltage and current transition2001
Selectable analog functions on a configurable device and method employing nonvol2001