Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi level jitter pre-compensation logic circuit for high speed data links

Multi level jitter pre-compensation logic circuit for high speed data links

US Patent 6384661 · Granted May 7, 2002

Estimated economic value: $13,479,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Secured embedded data encryption systems2016
Secured embedded data encryption systems2014
CMOS high speed level shifting differential receiver2006
Initialization of a bidirectional, self-timed parallel interface with automatic 2006
Receiving latch with hysteresis2004
Variable delay element for jitter control in high speed data links2002
Method and apparatus for testing a signal line2002
Variable voltage driver2000
Self-biased differential receiver cells for CMOS2000
CMOS chip to chip settable interface receiver cell2000
Method for interconnecting CMOS chip types1999
Logically configurable impedance matching input terminators for VLSI1996