Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mechanism for implementing bus locking with a mixed architecture

Mechanism for implementing bus locking with a mixed architecture

US Patent 6381663 · Granted Apr 30, 2002

Estimated economic value: $11,093,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for an efficient fabric attached memory2023
Techniques for an efficient fabric attached memory2021
Input/output direct memory access during live memory relocation2021
Hardware accelerated data processing operations for storage data2021
Integration of a virtualized input/output device in a computer system2020
Separation of control and data plane functions in SoC virtualized I/O device2020
Separation of control and data plane functions in SoC virtualized I/O device2020
Input/output direct memory access during live memory relocation2020
Aggregation of interrupts using event queues2019
Implementation of reset functions in an SoC virtualized device2019
Correctable error filtering for input/output subsystem2018
Aggregation of interrupts using event queues2018