Home › Method and a circuit architecture for testing an integrated circuit comprising a programmable, non-volatile memory

Method and a circuit architecture for testing an integrated circuit comprising a programmable, non-volatile memory

US Patent 6381185 · Granted Apr 30, 2002

Estimated economic value: $19,678,000 ⓘ

Assignee