Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit, system and method for arranging data output by semiconductor testers to packet-based devices under test

Circuit, system and method for arranging data output by semiconductor testers to packet-based devices under test

US Patent 6374376 · Granted Apr 16, 2002

Estimated economic value: $5,837,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method to prevent damage to probe card2007
Method to prevent damage to probe card2006
Apparatus to prevent damage to probe card2006
Method for arranging data output by semiconductor testers to packet-based device2005
Apparatus to prevent damage to probe card2005
Method to prevent damage to probe card2004
Structure for temporarily isolating a die from a common conductor to facilitate 2004
Structure for temporarily isolating a die from a common conductor to facilitate 2004
Apparatus and method for testing fuses2004
Circuit, system and method for arranging data output by semiconductor testers to2004
Apparatus and method for testing fuses2002
Apparatus and method for testing fuses2002