Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of implementing clock trees in synchronous digital electronic circuits, and a programmable delay buffer stage therefor

Method of implementing clock trees in synchronous digital electronic circuits, and a programmable delay buffer stage therefor

US Patent 6373288 · Granted Apr 16, 2002

Estimated economic value: $21,437,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable timing system having a plurality of timing units interconnected via2006
Method of assembling modules to form a complex integrated circuit and correspond2001
Method of assembling modules to form a complex integrated circuit and correspond2001
Method of assembling modules to form a complex integrated circuit and correspond2001
Input/output devices for complex integrated circuits, and assembly method thereo2000
Input/output devices for complex integrated circuits, and assembly method thereo2000
Method for detecting faulty elements of a redundancy semiconductor memory1998