Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating various-sized passivated integrated circuit chips from a borderless gate array

Method of fabricating various-sized passivated integrated circuit chips from a borderless gate array

US Patent 6373122 · Granted Apr 16, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for implementing adaptive stochastic spiking neuron based on ferroelectri2024
Net promoter score uplift for specific verbatim topic derived from user feedback2023
Mobile phone stand2023
Mobile phone stand2023
Stand for wireless charger2022
Wireless charger stand2022
Bicycle lamp2018
Solar notebook computer2015
Additional knurled ring for optical lens2015
Monitor visor2014
Display light shield2012
Contained resonant cavity and systems incorporating same2007