Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for high speed detailed placement of cells within an integrated circuit design

Method and system for high speed detailed placement of cells within an integrated circuit design

US Patent 6370673 · Granted Apr 9, 2002

Estimated economic value: $29,920,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic tap driver generation in a hybrid clock distribution system2014
Tightloop method of timing driven placement2003
Method and system for placing cells using quadratic placement and a spanning tre1998
Low-skew signal routing in a programmable array1996
FPGA with distributed switch matrix1995
Low-skew signal routing in a programmable array1995
FPGA having PFU with programmable output driver inputs1995
Field programmable gate array with direct input/output connection1994
Fully configurable versatile field programmable function element1993
Multiple voltage supplies for field programmable gate arrays and the like1993
Method and apparatus for performing range checks1985