Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of generating finite state data for designing a cascade decomposed logic circuit

Method of generating finite state data for designing a cascade decomposed logic circuit

US Patent 6367054 · Granted Apr 2, 2002

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiplication logic circuit2007
Logic circuit and method for carry and sum generation and method of designing su2007
Multiplication logic circuit2006
Parallel counter and a logic circuit for performing multiplication2006
Logic circuits for performing threshold functions2006
Parallel counter and a multiplication logic circuit2005
Parallel counter and a multiplication logic circuit2005
Method and apparatus for binary encoding logic circuits2003