Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for testability analysis and test point insertion at the RT-level of a hardware development language (HDL) specification

Method for testability analysis and test point insertion at the RT-level of a hardware development language (HDL) specification

US Patent 6363520 · Granted Mar 26, 2002

Estimated economic value: $3,185,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Read-only memory diagnosis and repair2025
Memory built-in self-test with automated reference trim feedback for memory sens2024
Method and apparatus for processing memory repair information2024
Reference bits test and repair using memory built-in self-test2024
Asynchronous interface for transporting test-related data via serial channels2023
On-the-fly computation of analog mixed-signal (AMS) measurements2023
Analog mixed-signal assertion-based checker system2022
Configurable built-in self-repair chain for fast repair data loading2022
Error-correcting code-assisted memory repair2022
Unified functional coverage and synthesis flow for formal verification and emula2021
Automatic definition and extraction of functional coverage metric for emulation-2020
Efficient execution of alternating automaton representing a safety assertion for2020