Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS power amplifier with reduced harmonics and improved efficiency

CMOS power amplifier with reduced harmonics and improved efficiency

US Patent 6359513 · Granted Mar 19, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

In-situ gain calibration of radio frequency devices using thermal noise2013
In-situ gain calibration of radio frequency devices using thermal noise2012
Variable frequency clock generator for synchronizing data rates between clock do2009
Radio frequency antenna system and high-speed digital data link to reduce electr2009
Variable frequency clock generator for synchronizing data rates between clock do2009
Variable frequency clock generator for synchronizing data rates between clock do2009
Variable frequency clock generator for synchronizing data rates between clock do2009
In-situ gain calibration of radio frequency devices using thermal noise2008
Variable frequency clock generator for synchronizing data rates between clock do2008
Antenna feed having centerline conductor2002
Method and arrangement for filtering with common mode feedback for low power con2002
Method and arrangement for gyration filtering with low power consumption2001