{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method for making a DRAM cell with deep-trench capacitors and overlying vertical transistors", "item": "https://www.patentleaderboard.com/patent/6355518"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making a DRAM cell with deep-trench capacitors and overlying vertical transistors

Method for making a DRAM cell with deep-trench capacitors and overlying vertical transistors

US Patent 6355518 · Granted Mar 12, 2002

Estimated economic value: $793,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit structure of integrated circuit2011
Method of forming ONO-type sidewall with reduced bird's beak2011
Method for preparing a memory structure2009
Method of providing contact via to a surface2008
Methods for improving quality of high temperature oxide (HTO) formed from haloge2008
Use of pedestals to fabricate contact openings2007
Method for simultaneously fabricating ONO-type memory cell, and gate dielectrics2007
Corner protection to reduce wrap around2007
Use of multiple etching steps to reduce lateral etch undercut2006
Methods for improving quality of semiconductor oxide composition formed from hal2006
Method of doping sidewall of isolation trench2006
Nonvolatile memory structures and fabrication methods2005